Esta web utiliza cookies propias y de terceros que nos permiten optimizar tu experiencia en el sitio web, evaluar su rendimiento, generar estadísticas de uso y mejorar y añadir nuevas funcionalidades. Mediante el análisis de tus hábitos de navegación podemos mostrar contenidos más relevantes y medir las interacciones con la web.
Puede obtener más información aquí.

Avanzado
Artículos
Portada

UNLEASH THE SYSTEM ON CHIP USING FPGAS AND HANDEL C IBD

RAJANISH K KAMAT / SANTOSH A SHINDE / VINO
SPRINGER
10 / 2010
9789048181117
Inglés

Sinopsis

Preface. Foreword. Acknowledgements.Chapter 1: Introduction1.1 Prologue1.2 Exceptional Attributes of theá SoC Technology1.3 Classical taxonomy: a holistic perspective extended towardsá Integrated Circuits Classification1.4 System on Chip (SoC) Term and Scope1.5 Constituents of SoC1.6 Sprawling Growth of SoC market1.7 Choosing the platform, ASIC Vs FPGAs1.8 FPGA based Programmable SoC1.9 Orientation of the BookChapter 2: Familiarizing with Handel C2.1 EDA Tools i.e. Computer Aids for VLSI Design2.2 Background of Hardware Description Languages2.3 Expressing abstraction at higher levels2.4 Where C stands amidst the well established HDLs?2.5 Introducing Handel C 2.6 Top Down or Bottom up?2.7 Handel C: A boon for Software Professionals2.8 Handel C vs ANSI C2.9 Handel C Design FlowChapter 3: Sequential logic Design3.1 Design Philosophy of Sequential Logic3.2 D flip-flop3.3 Latch3.4 Realization of JK Flip-Flop3.5 Cell ofá Hex counter for Counter Applications3.6 Realization of Shift Register for SoC3.7 LFSR Core for Security Applications in SoC3.8 Clock Scaling and Delay Generation in SoC3.9 SoC Data Queuing using FIFO3.10 Implementation of Stack though LIFO3.11 Soft IP core for Hamming CodeChapter 4: Combinational Logic Design4.1 Introduction4.2 Design Metrics for the Combinational Logic Circuits: SoC Perspective4.3 Core of '2 to 4 decoder'4.4 '3 to 8 decoder' using hierarchical approach4.5 Priority Encoder 4 to 24.6 Soft IP Core of '7 to 3 encoder' Implementation4.7 IP core of âÇÖParity generatorâÇÖ for Communication Applications4.8 IP Core for Parity checker and error detection for Internet Protocol4.9 BCD TO Seven Segment converter4.10 Core of Binary to Gray Converter and Applications4.11 Realization of IP Core of Gray to Binary Converter4.12á Designing Barrel Shifters Chapter 5: Arithmetic core design and Design Reuse ofá Soft IP Cores5.1 Design Reuse Philosophy5.2 Advantages of on chip arithmetic5.3 Designing Half adder in Handel C 5.4 Full Adder 5.5 Ripple Carry Adder 5.6áBooth Algorithm and its realization on FPGA5.7 Building ALU in Handel C5.7 Third Party Tool Interface with Handel C5.8 Xilinx EDK Interface with Cores developed through Handel CChapter 6: Rapid Prototyping of the Soft IP cores on FPGA6.1 Prototyping Philosophy6.2áRapid Design ofáFuzzy Controller using Handel C6.3 Packet Processor Core for Inculcating Embedded Network Security using Mixed Design Flow6.4. A Linear Congruential Generator (LCG) SoC6.5 Implementation of Reusable Soft IP core of Blowfish CipherChapter 7: Soft Processor Core for Accelerated Embedded Design7.1 Building SoC for temperature control application using Picoblaze7.2 Hardware Software Codesign of SoC with built in Position AlgorithmReferences. List of Tables.áList of Figures. List of Programs.

PVP
158,94€